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dust barriers, contactless connector sys-
tems, and smooth connector systems.
The conventional connector with pro-
tective dust barrier mitigates dust by in-
corporating a physical dust shield. These
dust barriers may be retrofitted to exist-
ing military or International Space Sta-
tion connectors. Alternatively, it is possi-
ble to utilize existing connectors that
can be incorporated into a universal
connector housing. Contactless connec-
tors have advantages over conventional
connectors where environment integrity
poses a design constraint. 
The dust-tolerant intelligent electrical
connection system has several novel con-
cepts and unique features. It combines
intelligent cable diagnostics (health mon-
itoring) and automatic circuit routing ca-
pabilities into a dust-tolerant electrical
umbilical. It retrofits a clamshell protec-
tive dust cover to an existing connector
for reduced gravity operation, and fea-
tures a universal connector housing with
three styles of dust protection: inverted
cap, rotating cap, and clamshell. It uses a
self-healing membrane as a dust barrier
for electrical connectors where required,
while also combining lotus leaf technol-
ogy for applications where a dust-resistant
coating providing low surface tension is
needed to mitigate Van der Waals forces,
thereby disallowing dust particle adhe-
sion to connector surfaces. It also permits
using a ruggedized iris mechanism with
an embedded electrodynamic dust shield
as a dust barrier for electrical connectors
where required. 
The system also can use a coating to
repel lunar dust and self-clean the sur-
face, and incorporates cable health
monitoring and automatic routing capa-
bilities into an inductively coupled or ca-
pacitively coupled contactless electrical
connector. An innovative knob and
donut type connector is also included to
mitigate lunar dust challenges. Adding
electrodynamic dust shields is also possi-
ble where needed to combine active
dust mitigation with EMI (electromag-
netic interference) shielding capability. 
This work was done by Mark Lewis, Adam
Dokos, Jose Perotti, Carlos Calle, and Robert
Mueller of Kennedy Space Center; and Gary
Bastin, Jeffrey Carlson, Ivan Townsend III,
Christopher Immer, and Pedro Medelius of
ASRC Aerospace Corporation. For more infor-
mation, contact the Kennedy Space Center In-
novative Partnerships Office at (321) 867-
5033. KSC-13578
Clock compensation for Gigabit Eth-
ernet is necessary because the clock re-
covered from the 1.25 Gb/s serial data
stream has the potential to be 200 ppm
slower or faster than the system clock.
The serial data is converted to 10-bit par-
allel data at a 125 MHz rate on a clock
recovered from the serial data stream.
This recovered data needs to be
processed by a system clock that is also
running at a nominal rate of 125 MHz,
but not synchronous to the recovered
clock. To cross clock domains, an asyn-
chronous FIFO (first-in-first-out) is used,
with the write pointer (wprt) in the re-
covered clock domain and the read
pointer (rptr) in the system clock do-
main. Because the clocks are generated
from separate sources, there is potential
for FIFO overflow or underflow.
Clock compensation in Gigabit Ether-
net is possible by taking advantage of
the protocol data stream features.
There are two distinct data streams that
occur in Gigabit Ethernet where identi-
cal data is transmitted for a period of
time. The first is configuration, which
happens during auto-negotiation. The
second is idle, which occurs at the end
of auto-negotiation and between every
packet. The identical data in the FIFO
can be repeated by decrementing the
read pointer, thus compensating for a
FIFO that is draining too fast. The iden-
tical data in the FIFO can also be
skipped by incrementing the read
pointer, which compensates for a FIFO
draining too slowly. The unique and
novel features of this FIFO are that it
works in both the idle stream and the
configuration streams. The increment
or decrement of the read pointer is dif-
ferent in the idle and compensation
streams to preserve disparity. Another
unique feature is that the read pointer
to write pointer difference range
changes between compensation and
idle to minimize FIFO latency during
packet transmission.
This work was done by Jeff Duhachek of
Honeywell Aerospace for Johnson Space Cen-
ter. For further information, contact the JSC
Innovation Partnerships Office at (281) 483-
3809. MSC-24853-1
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Analog-to-digital converters (ADCs)
are used in scientific and communica-
tions instruments on all spacecraft. As
data rates get higher, and as the transi-
tion is made from parallel ADC designs
to high-speed, serial, low-voltage differ-
ential signaling (LVDS) designs, the
need will arise to interface these in field-
programmable gate arrays (FPGAs). As
Xilinx has released the radiation-hard-
ened version of the Virtex-5, this will
likely be used in future missions. 
High-speed serial ADCs send data at
very high rates. A de-serializer instanti-
ated in the fabric of the FPGA could not
keep up with these high data rates. The
Virtex-5 contains primitives designed
specifically for high-speed, source-syn-
chronous de-serialization, but as sup-
ported by Xilinx, can only support bit-
widths of 10. Supporting bit-widths of 12
or more requires the use of the primitives
in an undocumented configuration, a
non-trivial task. 
De-serializing the bits from high-
speed ADCs running at speeds of 50
Msps or more becomes a non-trivial
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problem in the Xilinx Virtex-5. The bit
clock speeds are very high (300 MHz or
more), and the ADC sample width can
be wider than what the built-in Virtex-5
ISERDES_NODELAY primitives offi-
cially support (12 bits or more). The Vir-
tex-5 User Guide does not specify how to
configure the ISERDES_NODELAY
primitives for such higher bit-widths. 
A new SystemVerilog design was writ-
ten that is simpler and uses fewer hard-
ware resources than the reference de-
sign described in Xilinx Application
Note XAPP866. It has been shown to
work in a Xilinx XC5VSX24OT con-
nected to a MAXIM MAX1438 12-bit
ADC using a 50-MHz sample clock. The
design can be replicated in the FPGA for
multiple ADCs (four instantiations were
used for a total of 28 channels). 
This work was done by Gregory H. Taylor of
Caltech for NASA’s Jet Propulsion Laboratory.
The software used in this innovation is avail-
able for commercial licensing. Please contact
Daniel Broderick of the California Institute of
Technology at danielb@caltech.edu. Refer to
NPO-48191.
